Abstract-Recent advances in sensors, low-power system-on-nodes or a base station and eventually to the external world; a-chip devices, and wireless communications, have prompted a (e) a power source, typically a battery. Since the nodes in a proliferation of wireless sensor networks. As these networks wireless sensor network must operate under severe size, require advanced integration, intensive onboard processing, weight, and power consumption constraints, important and low power consumption, field programmable gate arrays hardware and software design decisions must be made in (FPGAs) emerge as a technology that strikes an optimal balance between processing power, energy requirements, and flexibility. order to meet these requirements while fulfilling system Through the power of reconfigurability, wireless sensor goals. One possible option for meeting these objectives is to network designs containing reprogrammable logic can be use an application-specific integrated circuit (ASIC). ASICs upgraded, errors can be fixed, and limited-resource applications are specifically designed for a target application, and can can be dynamically reprogrammed in the field. While powerful, achieve the best performance, but their lack of flexibility to this reconfiguration process can be costly in terms of labor and accommodate design changes and long design-to-fabrication Each sensor node typically incorporates the following: (a) In this paper, we introduce a REWISE framework that one or more physical sensors capable of measuring the state allows dynamic reconfiguration of sensor nodes based on a of the environment; (b) actuators that affect the state of the variety of situations, from changes in mission goals, needed environment; (c) a microprocessor that provides onboard upgrades, and bug-fixes, to accommodating environmental processing of "raw" data from physical sensors, facilitates changes, through initiation from the base or other nodes in communication, and handles control messaging; (d) a radio the network. The proposed framework can also be used as a interface to communicate information with neighboring "wireless JTAG" offering simultaneous hardware programming of multiple homogenous reconfigurable platforms. This is significant in systems where the hardware 
MB3.3 containing an embedded processor and an FPGA,
The system is made up of three different tiers. Since implementing some custom hardware function. New designs wireless communication is a fairly expensive operation in can be implemented on a host computer, and the terms of power and time, this framework uses local reconfiguration payload can then be delivered to the target hardware/software repositories at each layer to facilitate computer through a TCP/IP network. A second example is reconfiguration. The upper layers keep track of illustrated by Hulme et al, where they describe a hardware/software configurations at the lower layers, and a configurable fault-tolerant processor (CFTP) that is used for command can be sent either to initiate reconfiguration from a spacecraft onboard processing [7] . CFTP is intended to local repository, or if the needed configuration is not present, evaluate, in various orbital regimes, different reconfiguration begin downloading the required hardware/software context. system-on-chip designs, such as a triple-mode redundancy,
The sensor layer is at the lowest tier. A node at this level fault-tolerant circuit aimed at overcoming single-event is comprised of a microprocessor, an FPGA, upsets. In this example, the communication medium for memory/storage, radio, an energy source, and an array of passing the new FPGA configuration file is through the sensors capable of many different functions, such as Internet, to a ground station, where the data is then measuring magnetic field, radiation, vibration, temperature, transmitted to the orbiting satellite.
humidity, or gathering audio or video data. The number of The remainder of the paper is organized as follows. nodes at the sensors layer could number into the thousands, Section 2 introduces the case for real-time reconfiguration and the sensor nodes should be so small that they can be through wireless sensor networks. Section 3 describes the embedded in the environment and not easily detected. As hardware components of the wireless sensor nodes used in such, these nodes will have limited resources, requiring lowthe REWISE testbed, and Section 4 describes the software power operation. Since these nodes are resource-limited, the modules and initial results of the field tests. Section 5 onboard storage can hold different hardware/software concludes the paper.
configuration data, which can be used to reprogram the FPGA as mission goals change (i.e., alter the function of a II. THE CASE FOR REWISE node from environmental monitoring to vehicle detection). This section of the paper describes an example REWISE Each sensor node will gather data, perform basic presystem that uses reconfiguration as a design parameter. This processing, and then transmit data up to the gateway layer. system, as shown in Figure 1 , is deployed in a military At the gateway layer, devices have more processing, setting, behind enemy lines, where access is inherently storage, communication, and energy resources than at the limited, and it can be used to monitor types of traffic on local sensors layer. These devices can be integrated with an roads, capture vehicle signatures, obtain video or audio data, available power grid, but this is not a requirement. A detect radiation sources, or monitor environmental gateway node is comprised of a microprocessor, conditions. Furthermore, signal processing of acquired memory/storage, a radio, and possibly an FPGA, depending sensor data is performed in order to provide data points to a on processing needs. Gateway nodes could number into the base station and/or a command center. These data points can hundreds, depending on the quantity of sensor nodes, and are then be used to make strategic decisions for maintaining responsible for establishing the communication network for security in areas that are under surveillance. the system. A gateway node receives data from the cluster of sensors they control and synergistically processes this data to make intelligent decisions based on mission goals. Finally, depending on the deployment scenario of the rates of up to 250 kilobits per second. proposed system -perhaps the REWISE system is deployed On the transmit mote (Figure 3 ), the MSP430 uses direct overseas -a command center can be used to correspond with memory access (DMA) transfer in order to efficiently pass each base station through satellite communication. This data from the UART peripheral into memory buffers. These would allow another means for communicating changing buffers constitute a buffering scheme that is used to mission goals, and new hardware/software designs could be differentiate between the two tasks of receiving data from the developed in a friendlier environment and then transferred to base station and transmitting data downstream through the the system in the field. Furthermore, if the base station radio. The MSP430 also handles the flow control for needed to be abandoned, then the command center would passing data successfully between the base station and the provide another level of control for initiating downstream motes. This is necessary because there is not reconfigurations or modifying system functionality.
enough onboard storage to allow transfer of the entire XSVF file at once, but it must be divided into smaller blocks. III. HARDWARE DESIGN The REWISE testbed that demonstrates reconfiguration Chipcon through a wireless sensor network is shown in The receive mote (Figure 4 ) is connected to a scheme is used in order to direct the data reliably to the reconfigurable wireless intelligent platform, which is used to reconfigurable platform. The radio transceivers facilitating both take readings and initiate control over the surrounding the wireless communication employ a networking protocol environment through sensors and actuators. The MSP430 on based on IEEE 802.15.4. Due to the limited range of this the receive mote handles the flow control responsibilities of networking scheme, relay motes may be needed in order to the XSVF data stream, receiving the data from upstream traverse this path from source to destination. These relay nodes. It also implements the JTAG protocol for motes will be a part of the wireless sensor network platform, reprogramming the FPGA device. and will typically employ some sensing function in addition to packet forwarding. Finally, a receive mote is connected through JTAG to the reconfigurable platform. The receive Ti MSP43O
Chipcon mote takes the configuration data and through a software JTAG module provides programming control of the The software design in the REWISE testbed includes the All three types of wireless motes are based on a common modules for the base station, the transmit mote, and the platform that includes a Texas Instruments MSP430 receive mote. We start by describing the data flow that microcontroller and a Chipcon CC2420 radio transceiver for begins at the base station. This is a custom application wireless communication. The MSP430 includes a UART running on a personal computer (i.e., the base station) and is peripheral for communication with the base station and a responsible for initiating the reconfiguration process. This synchronous peripheral interface (SPI) module for handling application, as described in Figure 5 , takes a configuration communication with the CC2420. The CC2420 implements file, which was created by design tools targeting a the IEEE 802.15.4 networking protocol and achieves transfer reprogrammable logic device and is in the compressed XSVF file format, and forwards this data serially on a byte-156 MB3.3
by-byte basis to the transmit mote. The transmit mote separate from processor control, allowing the processor to algorithm, as depicted in Figure 6 , receives the byte sent transfer data to the CC2420. Upon receiving a packet into the radio, it checks whether this is a data packet, and if so, sends the acknowledgment for that packet. At this point, the packet is decoded in order to Fig. 6 . Transmit mote algorithm.
ensure that it contains new data. This is done by checking the sequence number and making sure that this value is the After sending the first block of data, the base station same as the previously received packet's sequence number application halts and waits to receive a transmit-on character plus one. If that is the case, a pointer is incremented, and the (XON) from the transmit mote. Having received 1 kB Of data is transferred to one of two memory buffers (henceforth data from the base station, the transmit mote waits to receive referred to as the IN/OUT buffers). If the new sequence an XON character from the receive mote. Upon receiving number equals the old sequence number, then the transmit this response from the receive mote, the transmit mote mote did not successfully receive the previous switches its IN/OUT buffers and sends an XON character to acknowledgment and this packet is discarded, while the the base station, requesting more data. While the base acknowledgment is resent. This process will continue until station begins sending data to the IN buffer in the transmit 16 packets have been received, indicating that the IN buffer mote, 64 bytes of data from the OUT buffer are sent to the is now filled with a kilobyte of data. At this point the CC2420 radio transceiver for wireless transmission. These IN/OUT buffers are switched and an XON message is sent to two tasks can occur simultaneously because the transfer of the transmit mote. This XON message has the end goal of data into the memory buffer occurs via DMA, which is telling the base station that the next kilobyte of data can be is repeated until the end of the XSVF file is reached. At this For rapid prototyping, a commercially-available hardware point, the JTAG module provides notification for whether development board was chosen as the basis for the design. the FPGA was successfully reconfigured. This status is The resource limitations of the processor and the radio led to communicated to the transmit mote through the radio, which the design choices that were made, such as the transfer block passes these results to the base station.
size that was chosen (due to packet overhead and available
With the MSP430 processor on the receive node memory in the MSP430), and the available speed of the running at 8 MHz, the MSP430 processor on the transmit point-to-point communication scheme that was used. Higher node running at 6 MHz, and the RS232 port on the base effective bandwidths and faster FPGA configuration times station configured for 115.2 kbits/sec, initial test results could be achieved with a higher-performance processor and based on the REWISE testbed show that it takes 6 msec to a radio with enhanced resources. In light of these transmit and receive acknowledgment of one packet considerations, the prototype design is a positive first-step containing 64 
